Abstract. Using Ga203(GdZO,) as a gate dielectric and conventional ion implantation for source, drain, and isolation, we have fabricated and demonstrated a GaAs complementary metal-oxidesemiconductor fieldeffect-transistor (CMOS) inverter.
1. Introduction
GaAs MOSFETs
GaAs metal-oxide-semiconductor field-effect-transistors (MOSFETs), with high electron mobility in the semiconductor, have applications in high-speed electronic devices. Furthermore, semiinsulating substrates, not available in silicon, is necessary to reduce cross talks between high-speed signal lines in dense @As circuits. For both microwave and digital applications, GaAs MOSFET technology promises the advantage of low power consumption and circuit simplicity. Realization of the above devices depends on achievement of a low interfacial density of states @) between the gate dielectric and GaAs. For over three decades, numerous approaches [ 1,2] using thermal, anodic and plasma oxidation of GaAs surfaces, as well as deposition of stable insulators such as Si02, have failed to produce an insulator-GaAs heteminterface with a low Dit. An effective GaAs passivation layer will also find applications in other electronic and photonic devices.
Complementary MOSFETs
Early in the development of Si MOS ICs, it was realized that digital circuits built with p and nchannel MOSFETs on the same chip connected in series would have low "standby" power dissipation The basic CMOS inverter circuit and layout [4] are sketched in Fig. 1 (a) and 1 (b) , along with its voltage-transfer characteristic, which is a plot of the output voltage (Vo) of the circuit as a function of the input voltage (Vd applied to it ( Fig. 1 (c) ). In the illustration, the p-channel transistor is formed in the ntype substrate. The n-channel transistor is formed in the p-region, which in turn is foxmed in the n-type substrate. The p-region acts as the nchannel transistor's substrate (back gate), and is commonly referred to as a tub or well. The gates of the n-and p-channel transistors are connected and serve as the input to the inverter. The common drains of each MOSFET are the output of the inverter. The threshold voltages of the n-and p-channel transistors are VT, and VQ, respectively. When the input voltage is lower than the n-channel threshold voltage (VI = 0 'or << VT, , ), and is sufficiently negative to the bulk of the p channel MOSFET to turn it on, the n-channel transistor is off, and the p-channel MOSFET provides a conducting path to the VDD supply. Since the output terminal is typically tied to the inputs of other invder circuits, which draw no steady current, the output voltage is in its "on" state (at VDD). As V, increases above zero, the p-channel MOSFET tums off, and as the input becomes larger than VTe, its channel is turned on, pulling the output voltage toward ground. When VI is larger than (VDD -lVTpl), then VO = V~S . A key feature of this CMOS is that in either logic state (VO = VDD or VSS), one or the other MOSFET is always cut off, and there is no dc path to carry current from the supply except for junction leakage. A significant current is conducted through this CMOS circuit (so is the power dissipation) only when both transistors are on at the same time during switching transients ( Fig. 1 (d) ). The discovery of Gaz03(Gdz03) as a gate dielectric, which effectively passivates GaAs and gives a low Da [7, 8] , has led to the demonstration of the first enhancement mode GaAs MOSFET with inversion in both p and n-channels [9] . The mixed-oxide film was electron-beam evaporated h m a slngle crystal gallium gadolinium p e t (Ga5Gd3012) and the deposition was performed in ultia-high vacuum 0. operation. These results show that the GaAs MOSFET is a promising candidate for use in microwave power amplifier [12] . Ga203(Gd203) as the gate dielectric was extended to fabricate other compound semiconductor MOSFET's, such as inversion n-channel enhancement-mode hG& on InP semiinsulating substrates. The devices showed excellent performances such as an extrinsic transconductance of 190 &mm, and an effective mobility of 470 cm2/Vs [13] . Rare earth oxide Gd2O3 plays a very important role in the attainmept of a low Dn at the Ga204Gd203)GaAs interface. Kwo et al showed that
Gd2O3 is needed in the oxide mixture for effective passivation of GaAs [14] . Furthermore, the initial growth of Ga2@(Gd2O3) on GaAs was found to be of a single crystal and contains only pure Gd203 [15] .
In this work, we fabricated a GaAs complementary MOSFET invMer, again using Ga203(Gd2Q) as a gate dielectric. The results of the CMOS inverter are compared with those of a GaAs p-type MOSFET resistive inverter. Growth of GaAs epi layers and oxide films as the gate dielectric was performed in a multichamber ultra high vacuum 0 system, which includes a solid source GaAs-based JII-V compound semiconductor molecular beam epitaxy (MBE) chamber, an arsenic-fke UHV oxide deposition chamber, and UHV wafer transfer modules. The growth sequence starts with the growth of GaAs epilayers and the wafers were transferred in-situ under UHV to the second chamber for the deposition of Ga203 (Gd203) f i l~~~. An arsenic-fiee LJHV condition is preferred for the oxide deposition chamber, since excessive As on the GaAs surface may cause a high interfacial density of states. There was no air exposure during the wafer transfer. Substrate temperatures during the oxide growth were held at about 550°C. The detail of the oxide growth was given in Reference 7. Once the oxide growth was completed, the wafers were removed fbm the UHV system for subsequent studies andor processing.
Device wafer fabrication
The as-grown structure of the CMOS inverter consists of a Be-doped 5 Si at 100 keV. Rapid thennal annealing (RTA) in a He enhnment was used for simultaneous dopant activation. Following this a double oxygen implant of 1~1 0 '~ cm-* at 90 keV and 2x10" ai2 at 190 keV was used to isolate p and nchannel devices. RTA at 500 O C under He ambient followed for activation of 0 implants. N-type ohmic contacts were then formed using e-beam evaporated AuGe/Ni/Au that were alloyed for 60s at 410 "C in 85 % He : 15 % H2. P-type source and drain contacts were formed immediately thereafter using ebeam evaporated TiPtAu. Gate metal, also TiPtAu, was then deposited as the final process layer. The fabrication process is non-self-aligned. The original gate oxide may be removed so that a new oxide could be deposited prior to deposition of the gate metal, but this was not done. A tub tie was used only for the n-channel transistor. The cross section of the device layout are shown in Fig. 2 . Since we did not make an n-well for the p-MOSFET, the p-MOS with the p' -p' -p' is a leaky transistor.
The process steps used for fabricating the p-chanael resistive inverter were identical to those described above for the PMOS portion of the CMOS inverter. The resister was fonned by ion implantation. The circuits for the GaAs CMOS inverter and the GaAs p-MOSFET resistive inverter are shown in Fig. 3 (a) and (b) , respectively.
unaoped GaAa (100) substrate Fig. 2 Cross section of GaAs CMOS inverter. 'Ihe area indicated by circles are damaged by ion implantation. The maximum switching current is therefore, limited by the p-channel device. To achieve the best switching characteristics, transconductanw h m p-and n-MOSFETs are to be made equal (see Fig. 1 (d) ). For example, if the p-channel transcondwtance is made larger than the n-channel, then the n-chanuel will place a limitation on speed. The slope of the VOW* characteristic will be small and the noise margin will not be desired. The device V~I will also be asymmetric and not go to zero in the off state. According to the following equations for the transconductances of n-and p-channel MOSFETs operating in the nonsaturation region, The gate leakage current and gate breakdown (-4.5 MV/cm) are determined by gate-source field of the p-channel transistor. The high current leakage and low breakdown are due to an ion implant damaged oxide region directly below the gate metal, which is a consequence of a non-Self-aIigned gate process rather than a limitation of the oxide itself. The damaged area in the p-MOSFET is more severe than those in the n-MOSFET because the higher dose used as well as heavier mass of the Za
The damaged area are indicated in circles in Fig. 3 . Figure 5 shows the transfer and EV characteristics (IO, V, , and E) for a Ga203(Gd203)/GaAs enhancement mode pchannel resistive inverter at 1 V operation. Dimensions of the PMOS transistor are 20 x 20 pm* with a 2.5 pm channel len& The 2 x 300 pm' resistive portion of the inverter was formed through ion implantation. It has a nominal value of 100 kn after activation. The gate leakage current and gate breakdown are determined by gate-source field of the p-channel transistor for the same reasons described above. Here the voltage transfer characteristics are determined by the ration of the odoff state resistance of the transistor to the total inverter resistance. At the on state, the drain current for the p-MOSFET resistive inverter is on the order of lo-' A, while at the off state, the drain current is in the range over 10' A. In comparison, the drain current in the CMOS inverter remains 5 10" A at on-or off-state. This is two order of magnitude smaller than the offstate drain current of the resistive invexter. Therefore, by comparing the results from Fig. 4 and Fig. 5 , it is clear that the GaAs CMOS circuit presented in this work is a tme CMOS inverter. The switching current is low because the only ratio that worked, due to gate leakage from ion implant damage, was 2.5
(a factor of ten too low). 
Conclusions
GaZG(Gdz4) on GaAs with the initial growth of a few molecular layers to be pure GdzG has given a low interfacial density of states. Using Ga203(GdzG) as a gate dielectric and ion implantation for source, drain (Zn for the ptype and Si fro the n-type), and isolation (oxygen), a GaAs CMOS inverter was demonstrated. The carrier mobility in the n-MOSFET, however, remained low, which was probably caused by the implant activation process. The low mobility was one factor of limiting us from Using the ideal aspect ratio of 22 in the G a h CMOS. One other limiting factor is the gate oxide area directly under the gate metal, which was damaged due to the some and drain ion implantation, particularly for the Zn implants. When one compares the drain currents in the CMOS inverter and the pMOSFET resistive inverter, the fabricated CMOS inverter is a true CMOS invder. The drain m t in the p MOS resistive inverter, even at the off-state, is two order of magnitude higher than that of drain current in the CMOS inverter. The drain current in the CMOS remains low lo-' A during the operation.
